



01







DDPD_CTRLDATA R129 10K 2




- eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




0718 R107 unstuff




Jun Modify 20160414



For GPU




0512 SI Add R888 10K pu +3V



Close to EC

Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL
470 OHM IS FOR I/P



Close to Chipset

KABYLAKE ULT Processor DDR4






Table 4-34. KBL U DDR4/-RS SODIMM T3/8L Inline NIL Signal Routing Guidelines (Sh
2 of 3)


Signal Group	Region	Layer Route	Reference	Via Count	Trace Width (mils)	Target Impedance (Ω)		Min Trace Spacing (mils)				Max (mils) Length		R (0.05/16) (in)
						Diff	Single Ended Tolerance (%)	Diff	Group	Group to Group (1&2)	Byte (1&2)	Region	Breakout	
RCOMP[0]	M	MS	VSS	2	12-15				20	25		500	500	121
RCOMP[1]	M	MS	VSS	2	12-15				20	25		500	500	80.6
RCOMP[2]	M	MS	VSS	2	12-15				20	25		500	500	100




For DS3 Sequence




PLTRST#(CLG)



System PWR_OK(CLG)




HW Power Good Circuit







PROJECT : X31
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SKL U (3/14)	
Date: Tuesday, July 19, 2016	Sheet 4 of 59	





	PROJECT : X31 Quanta Computer Inc.		
	Size Custom	Document Number SKL U (6/14)	Rev
	Date: Tuesday, July 19, 2016	Sheet 7 of 59	







Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.


	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R346 1K 2
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R324 1K 2



Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023



Touch Pad
XDP
LPDDR3 thermal sensor




PROJECT : X31
Quanta Computer Inc.


Size Custom	Document Number SKL U (9/14)	Rev
Date: Tuesday, July 19, 2016	Sheet 10 of 59	

Functional Strap Definitions


DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW-DISABLED
HIGH: LPC SELECTED FOR SYSTEM FLASH
WEAK INTERNAL PD




No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.




No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 **Boot BIOS Destination**
0 SPI
1 LPC



No Boot:
The signal has a weak internal pull-down.
0 = LPC Is selected for EC.
1 = eSPI Is selected for EC.

		PROJECT : X31	
		Quanta Computer Inc.	
Size Custom	Document Number SKL U (10/14)	Rev	
Date: Tuesday, July 19, 2016	Sheet 11	of 59	

GPU

Thunderbolt

WLAN

Card-Reader

SSD

SSD

PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	GPU	Port0	Un-used
Port2	GPU	Port1	Un-used
Port3	GPU	Port2	WLAN
Port4	GPU	Port3	Un-used
Port5	Thunderbolt	Port4	Thunderbolt
Port6	Thunderbolt	Port5	SSD HDD
Port7	WLAN		
Port8	CR		
Port9	SSD HDD		
Port10	SSD HDD		
Port11	SSD HDD		
Port12	SSD HDD		

*SKL_ULT
REV# 1

+3V 2,4,10,11,13,14,15,16,17,19,23,24,25,28,30,31,33,34,35,40,50,54,55
+3V_DEEP_SUS 4,10,11,14,15,36

USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Type-C USB Port B
PORT-3	Type-C USB Port B
PORT-4	NC

USB2

8 OF 20

*SKL_ULT ?

+3V 2,4,10,11,13,14,15,16,17,19,23,24,25,28,30,31,33,34,35,40,50,54,55
+3V_DEEP_SUS 4,10,11,14,15,36

USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Type-C USB Port B
PORT-3	Type-C USB Port B
PORT-4	NC

Daughter Board

For Type-C USB Port B

Daughter Board

For Type-C USB Port B

HD Camera

IR Camera



BT

0525 SI Add R894 PU +3V

0308 GPU

USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Type-C USB Port B
PORT-3	NC
PORT-4	NC
PORT-5	HD Camera
PORT-6	IR Camera
PORT-7	WLAN
PORT-8	NC
PORT-9	NC
PORT-10	NC



	PROJECT : X31 Quanta Computer Inc.	
	Size Custom	Document Number SKL U (11/14)
	Date: Tuesday, July 19, 2016	Sheet 12 of 59

GPU

18 CLK_VGA_N
18 CLK_VGA_P
18 PCIE_CLKREQ_VGA#



WLAN
32 CLK_PCIE_WLAN#
32 CLK_PCIE_WLANP
32 PCIE_CLKREQ_WLAN#



Card Reader

28 CLK_PCIE_CRN
28 CLK_PCIE_CRP
28 PCIE_CLKREQ_CR#




Thunderbolt

35 CLK_PCIE_TBTN
35 CLK_PCIE_TBTP
35 PCIE_CLKREQ_TBT#




SSD



30 CLK_PCIE_SSDN
30 CLK_PCIE_SSDP
30 PCIE_CLKREQ_SSD#




*SKL_ULT
REV = 1



*SKL_ULT
REV = 1




CLK_REQ/Strap Pin(CLG)




+3V 2,4,10,11,12,14,15,16,17,19,23,24,25,28,30,31,33,34,35,40,50,54,55
+3VPCU 6,26,27,29,31,32,34,37,45,46,53,58
+BAT_RTC 4,15,31,45,58
+3V_RTC_2 4,15
+1.0V_DEEP_SUS 9,15,48,49

RTC Clock 32.768KHz




0523 SI Change to 12PF

RTC Circuitry(RTC)





0328 FP PN update

External Crystal




NB5	PROJECT : X31 Quanta Computer Inc.		
	Size Custom	Document Number SKL U (12/14)	Rev
Date: Tuesday, July 19, 2016 Sheet 13 of 59			


Skylake (GPIO)




HDA Bus(CLG)





Sensors Debug CONN





KBL-U	BOARD_ID8	BOARD_ID7	BOARD_ID6	Board ID [5:4]	BOARD_ID[3:0]				
Model	ID8	ID7	ID6	ID5 ID4	ID3	ID2	ID1	ID0	
X32	<div>0 VPRO</div> <div>1 Non VPRO</div>	<div>0 2+2 CPU</div> <div>1 2+3E CPU</div>	<div>0 ESH</div> <div>1 ISH</div>	<div>0 DIS</div> <div>(Default = 01)</div>	0	0	0	0	Hynix 8Gb
					0	0	0	1	Samsung 8Gb
					0	0	1	0	Micron 8Gb
					0	0	1	1	Hynix 16G
					0	1	0	0	Samsung 16G
					0	1	0	1	Micron 16G
					0	1	1	1	
					1	0	0	0	
					1	0	0	1	
					1	0	1	0	
					1	0	1	1	















PEX_IOVDD + PEX_IOVDDQ = 1.042A




PEX_PLL_HVDD +
PEX_SVDD_3V3 = 143mA




0611
Change R433 to short pad




PEX_PLLVDD = 130mA











$$\text{FBVDDQ} + \text{FBVDD} = 3.116\text{A}$$


For support GC6 2.0



0714
Change R453 to short pad



PROJECT : X1BD
Quanta Computer Inc.

Size Custom	Document Number <Doc>	Rev 2A
Date: Tuesday, July 19, 2016	Sheet 20	of 59




Table 15-2. Resistance Mapping to Hex Values


Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111


ROM_SI *S* *F*

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	Strapng	TOP B/S	QBC
0101	DDR4 256Mx32, 64bit, 8Gb	HYNIX	H5GC8H24MJR-T2C	0x5	AKD5QFUTW00	AKD5QFUTW00
0001	DDR4 256Mx32, 64bit, 8Gb	Micron	MT51U-256GM32HF-60: A	0x1	AKG5LGUTL02	AKG5LGUTL02
0000	DDR4 256Mx32, 64bit, 8Gb	SAMSUNG	K4G80325FB-HC03	0x0	AKG5QDST503	AKG5QDST503


GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D_VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

Memory Type	FBVDD/ FBVDDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code Minimum	Status
GDDR5	1.35V/ 1.35V	256Mx16	Samsung	K4G41325FE-HC28	E-die	0x7	2500	N/A	Post production ready
			Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
			Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
			Micron	EDW4032BABG-60-F	A-die	0x4	2500	N/A	Production ready
		128Mx32	Samsung	K4G41325FE-HC28	E-die	0x7	2500	N/A	Post production ready
			Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
			Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
			Micron	EDW4032BABG-60-F	A-die	0x4	2500	N/A	Production ready
		256Mx32	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
			Micron	MT51J256M32HF-60-A	A-die	0x1	2500	N/A	Production ready
		512Mx16	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
			Micron	MT51J256M32HF-60-A	A-die	0x1	2500	N/A	Production ready









LID Switch



Panel Vin Cap



eDP Conn.





Accelerometer +e-Compass+Gyro
+3V_HOME Power for Accelerometer +e-Compass+Gyro use.

Touch Screen


OLED Power Used
No support OLED SKU Pin 9 for Touch Screen use.

OLED Power Used




+3V 2,4,10,11,12,13,14,15,16,17,19,24,25,28,30,31,33,34,35,40,50,54,55
+VIN 26,31,45,46,47,48,50,51,52,53,55,56,59
+3V_CS 33

NB5	PROJECT : X31 Quanta Computer Inc.		
	Size Custom	Document Number LCD CONN/CAM/LID	Rev
Date: Tuesday, July 19, 2016 Sheet 23 of 59			






I2C address setting



ADR0 / ADR1	
00 : 0x4C	10 : 0X4E
01 : 0X4D	11 : 0X4F

20160705 update AMP PN as AL002555T02

I2C/SPI select
low:I2C
high:SPI




25,27 I2S_MCLK
25,27 I2S_BCLK
25,27 I2S_LRCK
25,27 I2S_DOUT
25,27 I2S_DATAOUT



I2S_MCLK A R844 0.2 I2S_MCLK A D6
I2S_BCLK A R845 0.2 I2S_BCLK A B6
I2S_LRCK A R846 0.2 I2S_LRCK A A5
I2S_DOUT A R847 0.2 I2S_DOUT A B5
I2S_DATAOUT A R848 0.2 I2S_DATAOUT A A6

0428 for AMP



GPUD_CLK R849 0.2 I2C_CLK_AUDIO A F3
GPUD_DATA R850 0.2 I2C_DATA_AUDIO A E4
ICC_GPIO3 R858 0.2 ICC_GPIO3 A B4
ICC_GPIO9 R859 0.2 ICC_GPIO9 A A4
ICC_GPIO10 R860 0.2 ICC_GPIO10 A B3



TAS2555
DSBGA 42P




+5V_SAMP +/- 5%
S5 -- max output:100mA
S3 -- max output:2A



0420 change C765/C766/C767

SPK-AMP-L

Wire White
Wire Black




+5V_SAMP 27
+5VPCU 25,46,54,57
+5VS5 4,25,29,37,38,40,46,47,48,49,50,51,52,53,55,56,59
+VIN 23,31,45,46,47,48,50,51,52,53,55,56,59
+3VPCU 6,13,27,29,31,32,34,37,45,46,53,58
+5V 24,25,28,31,54
+1.8VPCU 27,46

PROJECT : X31
Quanta Computer Inc.


Size A3	Document Number AUDIO AMP TAS2555	Rev 1A
Date: Tuesday, July 19, 2016	Sheet 26 of 59	

ADR0/ADR1	
00 : 0x4C	10 : 0X4E
01 : 0X4D	11 : 0X4F



20160705 update AMP PN as AL002555T02

I2C/SPI select
low:I2C
high:SPI



**TAS2555
DSBGA 42P**

need change PN

L79

2.2uH/3A_4020

VBOOST_B

TP71

1.8VPCU

1.8VPCU

0503 Del C743

0.01u/10V_2

Speaker 4 ohm: 40mils

R_SPK+_AMP

R_SPK-_AMP

R_SPK+_AMP_1

R_SPK-_AMP_1

PGND

PGND_B

PGND_C

PGND_D

PGND_E

PGND_F

PGND_G

PGND_H

PGND_I

PGND_J

PGND_K

PGND_L

PGND_M

PGND_N

PGND_O

PGND_P

PGND_Q

PGND_R

PGND_S

PGND_T

PGND_U

PGND_V

PGND_W

PGND_X


PGND_Y

PGND_Z

SPK-AMP-R

Wire Black

Wire Red



- +3VPCU 6,13,26,29,31,32,34,37,45,46,53,58
- +5V 24,25,28,31,54
- +1.8VPCU 26,46
- +5V_SAMP 26



PROJECT : X31
Quanta Computer Inc.

Size A3	Document Number AUDIO AMP TAS2555	Rev 1A
Date: Tuesday, July 19, 2016	Sheet 27 of 59	

Head Phone out


0428 Audio reserved

Placement close the CODEC




+3V 2,4,10,11,12,13,14,15,16,17,19,23,24,25,30,31,33,34,35,40,50,54,55
+5V 24,25,31,54

Volume up/down Button





Card Reader CONN



FAN

0426 Update CN10/CN12 PN and FP




	PROJECT : X31 Quanta Computer Inc.		
	Size Custom	Document Number AUDIO AMP/FAN/Volume Button	Rev
	Date: Tuesday, July 19, 2016	Sheet 26	of 59

For Daughter USB3.0 CN

+5VS5 4,25,26,37,38,40,46,47,48,49,50,51,52,54,55,56,57
+3VPCU 6,13,26,27,31,32,34,37,45,46,53,58
+5VPCU 25,26,46,54,57


UART for DEBUG

27




UART for Win7 DEBUG

Audio Combo Jack + USB3.0 Daughter Board+PW BTM




0304 modify USB3.0 connection for daughter board

AC_IN / BATTERY LOW LED




	PROJECT : X31 Quanta Computer Inc.		
	Size Custom Document Number USB20/30 Date: Tuesday, July 19, 2016	Sheet 29 of 59	Rev


SSD CONN


CONN: M KEY
MODULE: N/A


TPM (2.0)




CAMERA CONN










 NB5	PROJECT : X31 Quanta Computer Inc.		
	Size Custom	Document Number WLANHOLE	Rev
	Date: Tuesday, July 19, 2016 Sheet 32 of 59		

Accelerometer Sensor




+3V 2,4,10,11,12,13,14,15,16,17,19,23,24,25,28,30,31,34,35,40,50,54,55
 +3V5 4,15,32,34,35,36,39,45,46,47,48,49,53,54,57
 +3VSUS 31,32,54
 +3V_CS 23




	PROJECT : X31		
	Quanta Computer Inc.		
	Size Custom	Document Number	Rev
		SENSOR HUB	
	Date: Tuesday, July 19, 2016	Sheet 33	of 59

25MHz, 30ppm, 20pF AR Crystal



Jun 20160124 Modify



AKR36GN0N00


1C FLASH (8P) W25Q80DVSSIG (SOIC)

Silk: "NVM"


SPI/EE: AR to/from NVM & ACE



Jun Modify 20160414



Jun Modify 20160601



IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:

GPIO	TERMINATION	Power Rail
GPIO_0	10K PU	VCC3V3_LC
GPIO_1	10K PU	VCC3V3_LC
GPIO_2	100K PD	VCC3V3_LC
GPIO_3	100K PD	VCC3V3_LC
GPIO_4	10K PU	VCC3V3_LC
GPIO_5	100K PD	VCC3V3_LC
GPIO_6	100K PD	VCC3V3_LC
GPIO_7	100K PD	VCC3V3_LC
GPIO_8	100K PD	VCC3V3_LC
POC_GPIO_0	10K PU	VCC3V3_TBT_SX
POC_GPIO_1	10K PU	VCC3V3_TBT_SX
POC_GPIO_2	100K PD	VCC3V3_TBT_SX
POC_GPIO_3	100K PD	VCC3V3_TBT_SX
POC_GPIO_4	10K PU	VCC3V3_TBT_SX
POC_GPIO_5	10K PU	VCC3V3_TBT_SX
POC_GPIO_6	100K PD	VCC3V3_TBT_SX

NOTE:

SNK0_DDC_data/clk ?connect to 2k PU only if SRC0 is connected and support HDMI (a.i HDMI or DP++ connector). Otherwise can be 100k PD.
 SNK1_DDC_data ?connect to 100k PD. If SRC0 support HDMI, connect as SNK0_CFG1 to GPU and/or appropriate AUX/DDC demux control
 SNK1_DDC_clk ?connect to 100k PD.

CPU PCIe TX

CPU DDIO

TBT PORT A

TBT PORT B

TBT PORT C

TBT PORT D

TBT PORT E

TBT PORT F

TBT PORT G

TBT PORT H

TBT PORT I

TBT PORT J

TBT PORT K

TBT PORT L

TBT PORT M

TBT PORT N

TBT PORT O

TBT PORT P

TBT PORT Q

TBT PORT R

TBT PORT S

TBT PORT T

TBT PORT U

TBT PORT V

TBT PORT W

TBT PORT X

TBT PORT Y

TBT PORT Z

TBT PORT AA

TBT PORT AB

TBT PORT AC

TBT PORT AD

TBT PORT AE

TBT PORT AF

TBT PORT AG

TBT PORT AH

TBT PORT AI

TBT PORT AJ

TBT PORT AK

TBT PORT AL

TBT PORT AM

TBT PORT AN

TBT PORT AO

TBT PORT AP

TBT PORT AQ

TBT PORT AR

TBT PORT AS

TBT PORT AT

TBT PORT AU

TBT PORT AV

TBT PORT AW

TBT PORT AX

TBT PORT AY

TBT PORT AZ

TBT PORT BA

TBT PORT BB

TBT PORT BC

TBT PORT BD

TBT PORT BE

TBT PORT BF

TBT PORT BG

TBT PORT BH

TBT PORT BI

TBT PORT BJ

TBT PORT BK

TBT PORT BL

TBT PORT BM

TBT PORT BN

TBT PORT BO

TBT PORT BP

TBT PORT BQ

TBT PORT BR

TBT PORT BS

TBT PORT BT

TBT PORT BU

TBT PORT BV

TBT PORT BW

TBT PORT BX

TBT PORT BY

TBT PORT BZ

TBT PORT CA

TBT PORT CB

TBT PORT CC

TBT PORT CD

TBT PORT CE

TBT PORT CF

TBT PORT CG

TBT PORT CH

TBT PORT CI

TBT PORT CJ

TBT PORT CK

TBT PORT CL

TBT PORT CM

TBT PORT CN

TBT PORT CO

TBT PORT CP

TBT PORT CQ

TBT PORT CR

TBT PORT CS

TBT PORT CT

TBT PORT CU

TBT PORT CV

TBT PORT CW

TBT PORT CX

TBT PORT CY

TBT PORT CZ

TBT PORT DA

TBT PORT DB

TBT PORT DC

TBT PORT DD

TBT PORT DE

TBT PORT DF

TBT PORT DG

TBT PORT DH

TBT PORT DI

TBT PORT DJ

TBT PORT DK

TBT PORT DL

TBT PORT DM

TBT PORT DN

TBT PORT DO

TBT PORT DP

TBT PORT DQ

TBT PORT DR

TBT PORT DS

TBT PORT DT

TBT PORT DU

TBT PORT DV

TBT PORT DW

TBT PORT DX

TBT PORT DY

TBT PORT DZ

TBT PORT EA

TBT PORT EB

TBT PORT EC

TBT PORT ED

TBT PORT EE

TBT PORT EF

TBT PORT EG

TBT PORT EH

TBT PORT EI

TBT PORT EJ

TBT PORT EK

TBT PORT EL

TBT PORT EM

TBT PORT EN

TBT PORT EO

TBT PORT EP

TBT PORT EQ

TBT PORT ER

TBT PORT ES

TBT PORT ET

TBT PORT EU

TBT PORT EV

TBT PORT EW

TBT PORT EX

TBT PORT EY

TBT PORT EZ

TBT PORT FA

TBT PORT FB

TBT PORT FC

TBT PORT FD

TBT PORT FE

TBT PORT FF

TBT PORT FG

TBT PORT FH

TBT PORT FI

TBT PORT FJ

TBT PORT FK

TBT PORT FL

TBT PORT FM

TBT PORT FN

TBT PORT FO

TBT PORT FP

TBT PORT FQ

TBT PORT FR

TBT PORT FS

TBT PORT FT

TBT PORT FU

TBT PORT FV

TBT PORT FW

TBT PORT FX

TBT PORT FY

TBT PORT FZ

TBT PORT GA

TBT PORT GB

TBT PORT GC

TBT PORT GD

TBT PORT GE

TBT PORT GF

TBT PORT GG

TBT PORT GH

TBT PORT GI

TBT PORT GJ

TBT PORT GK

TBT PORT GL

TBT PORT GM

TBT PORT GN

TBT PORT GO

TBT PORT GP

TBT PORT GQ

TBT PORT GR

TBT PORT GS

TBT PORT GT

TBT PORT GU

TBT PORT GV

TBT PORT GW

TBT PORT GX

TBT PORT GY

TBT PORT GZ

TBT PORT HA

TBT PORT HB

TBT PORT HC

TBT PORT HD

TBT PORT HE

TBT PORT HF

TBT PORT HG

TBT PORT HH

TBT PORT HI

TBT PORT HJ

TBT PORT HK

TBT PORT HL

TBT PORT HM

TBT PORT HN

TBT PORT HO

TBT PORT HP

TBT PORT HQ

TBT PORT HR

TBT PORT HS

TBT PORT HT

TBT PORT HU

TBT PORT HV

TBT PORT HW

TBT PORT HX

TBT PORT HY

TBT PORT HZ

TBT PORT IA

TBT PORT IB

TBT PORT IC

TBT PORT ID

TBT PORT IE

TBT PORT IF

TBT PORT IG

TBT PORT IH

TBT PORT II

TBT PORT IJ

TBT PORT IK

TBT PORT IL

TBT PORT IM

TBT PORT IN

TBT PORT IO

TBT PORT IP

TBT PORT IQ

TBT PORT IR

TBT PORT IS

TBT PORT IT

TBT PORT IU

TBT PORT IV

TBT PORT IW

TBT PORT IX

TBT PORT IY

TBT PORT IZ

TBT PORT JA

TBT PORT JB

TBT PORT JC

TBT PORT JD

TBT PORT JE

TBT PORT JF

TBT PORT JG

TBT PORT JH

TBT PORT JI

TBT PORT JJ

TBT PORT JK

TBT PORT JL

TBT PORT JM

TBT PORT JN

TBT PORT JO

TBT PORT JP

TBT PORT JQ

TBT PORT JR

TBT PORT JS

TBT PORT JT

TBT PORT JU

TBT PORT JV

TBT PORT JW

TBT PORT JX

TBT PORT JY

TBT PORT JZ

TBT PORT KA

TBT PORT KB


TBT PORT KC

TBT PORT KD

TBT PORT KE

TBT PORT KF

TBT PORT KG



Port A Controller - ACE

TPS65982 (ACE) -
USB3.1 PD


0318 Del R414 R413

PP_EXT circuit

W = 200 mils

35

Supporting up to 60W to VBUS
ACE configuration:
* SENSEP & SENSEN should be
connected to 10mOhm resistor
* PP_HV should be tied to GND.



0330

I2C_ADDR
'0' - Sets ACE as Primary
'1' - Sets ACE as Secondary

I2C1
Connect to AR and PD2
I2C2
Directly to EC

Primary

W = 120 mils

0512 SI SWAP TBTA_SENN/P
20160705 Modify PD PN to AJ659820T02

Jun Modify 20160414

Type-C USB1 Top

Type-C USB1 Bot

Dual Power Role:
BUSPOWERZ < 0.8v --> Receiving VBUS
Power through the PP_EXT path (Host
Charging mode from USB)
BUSPOWERZ > 2.4v --> Disabling system
power from VBUS (Host providing power
to the USB)

NOTE:
GPIO MAPPING SUBJECT TO
CHANGES BASED ON VENDOR
REQUIREMENTS. PLEASE REFER TO
DATASHEET FOR MORE DETAILS.



PROJECT : X31
Quanta Computer Inc.

Size	Document Number	Rev
NB5	AR - TBT (USB2 & DP Part)	1A
Date: Tuesday, July 19, 2016	Sheet 37 of 59	

I'm from VIETNAM sualaptop365

Port B Controller - ACE


TPS65982 (ACE) - USB3.1
PD

PP_EXT

Supporting up to 60W to VBUS
ACE configuration:
* SENSEP & SENSEN should be
connected to 10mOhm resistor
* PP_HV should be tied to GND.

TBTB_VBUS_L

W = 200 mils



```
Dual Power Role:
BUSPOWERZ < 0.8v --> Receiving VBUS
Power through the PP_EXT path (Host
Charging mode from USB)
BUSPOWERZ > 2.4v --> Disabling system
power from VBUS (Host providing power
to the USB)
```

NOTE:
GPIO MAPPING SUBJECT TO
CHANGES BASED ON VENDOR
REQUIREMENTS. PLEASE REFER TO
DATASHEET FOR MORE DETAILS.



PROJECT : X31
Quanta Computer Inc.




Size	Document Number AR - TBT (USB2 & DP Part)	Rev 1A
Date: Tuesday, July 19, 2016	Sheet 38 of	59

4 Level Input:
 L: Option1 Tie 1Kohm 5% to GND
 Option2 Directly tie to GND
 R: Tie 20kohm 5% to GND
 F: Float(leave pin open)
 1: Option1 Tie 1Kohm 5% to Vcc
 Option2 Directly tie to Vcc

DisplayPort Source





USB3.0 HOST




EQ0,EQ1 : USB receiver equalizer gain
 for downstream facing RX1 & RX2
 F,F(Default)

I2C Programming or pin strap programming select.
 I2C is only disable when this pin is '0'
 0 : Pin Strap(I2C disable)(Default)
 1 : TI test mode(I2C enable at 3.3V)
 F : I2C enabled at 1.8V
 1 : I2C enabled at 3.3V



SSEQ0,SSEQ1 : USB receiver equalizer gain
 for upstream facing SSTXP/N
 F,F(Default)
 When I2C_EN is not '0' SSEQ0 sets I2C address



DPEQ0,DPEQ1 : DP Receiver equalization gain
 F,F(Default)
 When I2C_EN is not '0' DPEQ0 sets I2C address

CTL1	CTL0	FLIP	TUSB546 Mode Selection
L	L	L	Chip Power Down
L	L	H	Chip Power Down
L	H	L	One Port USB 3.1 - No Flip
L	H	H	One Port USB 3.1 - With Flip
H	L	L	4 Lane DP - No Flip
H	L	H	4 Lane DP - With Flip
H	H	L	One Port USB 3.1 + 2 Lane DP - No Flip
H	H	H	One Port USB 3.1 + 2 Lane DP - With Flip


TUSB546 Pin Control Mode

CTL1	FLIP	AUX Select
H	L	AUXP->SBU1, AUXN->SBU2
H	H	AUXP->SBU2, AUXN->SBU1
L>2ms	X	One Port USB 3.1 - No Flip


AUX Pin Control Mode


Table 8-7 TUSB546 Receiver Equalization GPIO Control

USB3.1 Downstream Facing Ports			USB 3.1 Upstream Facing Ports			All DisplayPort Lanes		
EQ1 pin Level	EQ0 pin Level	EQ GAIN @2.5GHz (dB)	SSEQ1 pin Level	SSEQ0 pin Level	EQ GAIN @2.5GHz (dB)	DPEQ1 pin Level	DPEQ0 pin Level	EQ GAIN @2.5GHz (dB)
0	0	0	0	0	0	0	0	0
0	R	1	0	R	1	0	R	1
0	F	2	0	F	2	0	F	2
0	1	3	0	1	3	0	1	3
R	0	4	R	0	4	R	0	4
R	R	5	R	R	5	R	R	5
R	F	6	R	F	6	R	F	6
R	1	7	R	1	7	R	1	7
F	0	8	F	0	8	F	0	8
F	R	9	F	R	9	F	R	9
F	F	10	F	F	10	F	F	10
F	1	11	F	1	11	F	1	11
1	0	12	1	0	12	1	0	12
1	R	13	1	R	13	1	R	13
1	F	14	1	F	14	1	F	14
1	1	15	1	1	15	1	1	15



PortB Support BC1.2






PROJECT : X31


Quanta Computer Inc.

Size	Document Number	Rev
NB5	AR - TBT (USB2 & DP Part)	1A
Date: Tuesday, July 19, 2016	Sheet 40 of 59	


Type C2_HSIO_ESD




USB Type-C Port B



+3V 2,4,10,11,12,13,14,15,16,17,19,23,24,25,28,30,31,33,34,35,40,50,54,55
TBTB_VBUS_L 37
TBTB_VBUS_L 37,38



USB Type-C Port A CN6 位置在HDMI CN上面



0604 update PN as BC0101B1201

0503 update FP as d-0_62x0_32-0_32h


TBTA_USB2_P_T	1	2	ESD101-B1-02ELS
TBTA_USB2_N_T	1	2	ESD101-B1-02ELS
TBTA_USB2_P_B	1	2	ESD101-B1-02ELS
TBTA_USB2_N_B	1	2	ESD101-B1-02ELS
TBTA_CC1	1	2	ESD101-B1-02ELS
TBTA_CC2	1	2	ESD101-B1-02ELS
TBTA_SBU1	1	2	ESD101-B1-02ELS
TBTA_SBU2	1	2	ESD101-B1-02ELS

TBTA_HD2CA_0_P	1	2	ESD101-B1-02ELS
TBTA_HD2CA_0_N	1	2	ESD101-B1-02ELS
TBTA_CA2HD_0_P	1	2	ESD101-B1-02ELS
TBTA_CA2HD_0_N	1	2	ESD101-B1-02ELS
TBTA_CA2HD_1_N	1	2	ESD101-B1-02ELS
TBTA_CA2HD_1_P	1	2	ESD101-B1-02ELS
TBTA_HD2CA_1_N	1	2	ESD101-B1-02ELS
TBTA_HD2CA_1_P	1	2	ESD101-B1-02ELS




PROJECT : X31
Quanta Computer Inc.

Size	Document Number	Rev
NB5	AR - TBT (USB2 & DP Part)	1A
Date: Tuesday, July 19, 2016	Sheet 41 of 59	



Dead Battery Block



USB Type-C Connector – Pinout and Alignment



Receptacle (Front View)

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	VBUS	CC1	D+	D-	SBU1	VBUS	RX2-	RX2+	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
GND	RX1+	RX1-	VBUS	SBU2	D-	D+	CC2	VBUS	TX2-	TX2+	GND
USB3.0				USB2.0				USB3.0			



Normal Plug




Reverse Plug




A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1
GND	RX2+	RX2-	VBUS	SBU1	D-	D+	CC	VBUS	TX1-	TX1+	GND
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
GND	TX2+	TX2-	VBUS	VCONN			SBU2	VBUS	RX1-	RX1+	GND



PortA Dead Battery

Figure 65. Dead-Battery Condition Flow Diagram
TI PD TPS65982 Port A


PortB Dead Battery




+VA_AC 45.59
TYPEC1_USB0 37
TYPEC2_USB0 38




+VIN 23,26,31,46,47,48,50,51,52,53,55,56,59
 +VA_AC 44,59
 +3VPCU 6,13,26,27,29,31,32,34,37,46,53,58
 +BAT_RTC 4,13,15,31,58




+VIN 23,26,31,45,47,48,50,51,52,53,55,56,59
 +3VS5 4,15,32,33,34,35,36,39,45,47,48,49,53,54,57
 +5VS5 4,25,26,29,37,38,40,47,48,49,50,51,52,54,55,56,57
 +3VPCU 6,13,26,27,29,31,32,34,37,45,53,58
 +5VPCU 25,26,54,57




+VIN	23,26,31,45,46,48,50,51,52,53,55,56,59
+3VS5	4,15,32,33,34,35,36,39,45,46,48,49,53,54,57
+5VS5	4,25,26,29,37,38,40,46,48,49,50,51,52,54,55,56,57
+1.2VSUS	3,6,16,17,24,49,57,59
DDR_VTT	16,17
+2.5VSUS	16,17



	S3	S5	+1.2VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF






$$V_O = (0.8(R_1 + R_2)/R_2)$$

$$R_2 < 120 \text{ K}\Omega$$

+1.0V 2,4,6,34
 +3V5S 4,15,32,33,34,35,36,39,45,46,47,48,53,54,57
 +5V5S 4,25,26,29,37,38,40,46,47,48,50,51,52,54,55,56,57
 +VCCIO 2,6
 +1.2V5US 3,6,16,17,24,47,57,59
 +VCCSTPLL 2,5,6,9,50
 +1.0V_DEEP_SUS 9,13,15,48
 +1.2V_VCCPLL_OC 6



Volume Segment

Vcc_ST: 0.12A

Vcc_PLL: 0.12A

<= 10ms, full load ready
(Vcc_ST+Vcc_PLL)

Imax:0.24A

Volume Segment



Vcc_STG: 0.04A

Vcc_IO: 3.4A

<= 10ms full load ready


Imax:3.4A

Imax:0.04A



<= 240us, full load ready


TDC:0.26A




$$L/L=2\text{mV/A}$$

H/W side output CAP list

1U/6.3V 0402 X 12



NB5


Rev	5.1
-----	-----

Custom	+VCCSA (NCP81253)			2A
Date:	Tuesday, July 19, 2016	Sheet	51 of 59	





- 47U/6.3V 0805 X 9
22U/6.3V 0805 X 1
22U/6.3V 0603 X 13
10U/6.3V 0603 X 1
10U/6.3V 0402 X 15
1U/6.3V 0402 X 15

```
+VCCSA
U-line 22&23e
TDC:5A
Icc max:5A
L/L=10.5mV/A
```

 NB5	PROJECT : X31 Quanta Computer Inc.		
	Size Custom	Document Number +VCORE/VCCSA (NCP81253)	Rev
	Date: Tuesday, July 19, 2016	Sheet 52 of 59	

+VCC_EDRAM +/- 5%
 Countinue current:4.5A
 Peak current:6A



VCC_EDRAM

LP#	C1	C0	Vout
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1.0
1	1	1	1.05

MODE

	VR rail	Resistor
M1	VCCIO	0
M2	PRIMCORE	Float
M3	EDRAM/EOPIO	100K
M4	other	150K



+VIN 23,26,31,45,46,47,48,50,51,52,55,56,59
 +3VS5 4,15,32,33,34,35,36,39,45,46,47,48,49,54,57
 +3VPCU 6,13,26,27,29,31,32,34,37,45,46,58
 +VCC_EOPIO 5
 +VCC_EDRAM 5




PROJECT : X31
 Quanta Computer Inc.


Size	Document Number	Rev
Custom	+VCC_EDRAM (NB681)_23E	
Date: Tuesday, July 19, 2016	Sheet 53 of 59	

+3V	2,4,10,11,12,13,14,15,16,17,19,23,24,25,28,30,31,33,34,35,40,50,55
+5V	24,25,28,31
+1.8V	5,25
+3VS5	4,15,32,33,34,35,36,39,45,46,47,48,49,53,57
+5VS5	4,25,26,29,37,38,40,46,47,48,49,50,51,52,55,56,57
+3VSUS	31,32
+5VPCU	25,26,46,57







+VIN 23,26,31,45,46,47,48,50,51,52,53,55,56,59
 +3VS5 4,15,32,33,34,35,36,39,45,46,47,48,49,53,54
 +5VS5 4,25,26,29,37,38,40,46,47,48,49,50,51,52,54,55,56
 +3V_GFX 18,20,21,55,56
 +3V_AON 18,20,21
 +1.2VSUS 3,6,16,17,24,47,49,59
 +1.05V_GFX 18,19,20



+3VPCU 6,13,26,27,29,31,32,34,37,45,46,53
+BAT_RTC 4,13,15,31,45




	PROJECT : X31		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number EMI solution	
Date: Tuesday, July 19, 2016		Sheet 58 of 59	


I'm from VIETNAM sualaptop365

+VIN 23,26,31,45,46,47,48,50,51,52,53,55,56
+PRWSRC 45
+VA_AC 44,45


0329




EMI request for ISN



EMI request for ISN +PRWSRC



Reserve for RF



Reserve for RF

